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Abstract. We propose a semantic model named timed-pNets to define
hierarchical structures for CPSs as well as its communication behaviors
semantic with time constraints. Logical clocks relations are introduced
to describe the partial order of event occurring. After setting (time)-
boundaries and designing properties, we use the TimeSquare tool to
simulate the system and check its properties.
1 Introduction
Nowadays, cyber physical systems have received much attention since the next
generation of computing revolution is integration of computation, control and
communication [7]. In CPSs, heterogenous embedded devices are connected by
wire or wireless networks to communicate among each other via sets of sensors
and actuators. One typical application domain is intelligent transportation sys-
tems (ITS), in which cars and infrastructures are equipped with sensors and
actuators. They communicate with each other to update physical information
and accomplish remote controlling. Currently, Research and Innovative Tech-
nology Administration (RITA)[10] in U.S. Department of Transportation has
started research work on it to achieve a vision of national transportation by
feature a connected transportation environment among vehicles, infrastructures
and passengers’ portable devices. They raised the importance of real-time com-
munication among these distributed nodes since the data out of date would make
big mistakes even sometime could lead to car accidence. For example, the delay
of sending global traffic information to cars may result to a wrong guiding for
car to choose its best way. Also the delay of information exchanging among cars
may cause a car accidence especially when they cannot see each other at cross.
Our aim is to build a low-level semantic model for the system and then anal-
yse its properties. Since each distributed device has its own clock(s) and the com-
munication delay between devices is uncertain, synchronous and asynchronous
communication behavior will be considered in our model. We propose timed-
pNets, which is an extension of pNets [2], to describe the communication behav-
ior by adding logic clock relation. Time-pNets absorbs many advantages of pNets
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such as well hierarchical structure, flexible communication models, compact for-
mat, expressiveness, etc. By introducing clock relations which is defined in CCSL
[8], the asynchronous communication behavior can be well defined which leads
to well checking for real-time properties. Finaly, we use the TimeSquare tool to
simulate the clock relation of models and then check the correction of time logic
as well as properties.
The main contributions of our work in the paper include: 1) Introduce logical
clocks into pNets, 2) Propose a model language timed-pNets , 3) Use timed-
pNets to model ITS, 4) Use TimeSquare to simulate clock relations and check
its properties.
In section 2 we introduce the related work. In section 3 we give the definition
of timed-pNets. In section 4, we propose a simple use case and describe how we
use timed-pNets to model it. In section 5, we use time square to simulate the
clock relations of the system and check its properties. In the last section, we give
an conclusion for our current work.
2 Related Work
Prior research works related to building model for ITS applications include:
– Timed-automata[1] can be used to model the behavior of real-time systems.
They provide a simple, and yet powerful, way to annotate state-transition
graphs with timing constraints using finitely many real-valued clocks. Clo-
sure properties, decision problems as well as automatic verification of real-
time requirements of finite-state systems are considered in timed-automata,
and are supported by a number of tools, e.g. in UPPAAL [4].
– Globally Asynchronous Locally Synchronous (GALS) systems [9] combine
the benefits of synchronous and asynchronous systems, in which each em-
bedded node is modeled as a FSM (Finite State Machine) and the commu-
nication between them as buffers. This architecture provides a methodology
for combining concurrent embedded systems within loosely coupled systems.
– The BIP framework [3], which can be used to model heterogeneous real-time
components. BIP provides a powerful mechanism for structuring interaction
for layered components of which synchronous and time systems are particular
classes. The BIP framework produces a very fine grained formal computa-
tional model of the system functional level and executes the model semantics
at runtine. In parallel, recent evolutions of the BIP framework allow the use
of timed models and provide a real-time BIP Engine.
– Spatio-temporal consistence language(STeC) [5], which provides a location-
triggered specification as well as operational semantics for describing dis-
tributed system with time and location constraints.
Compared to these previous works, our appraoch uses logical clocks instead
of physical clocks, so that our approach is flexible enough to describe a commu-
nication delay by clock relation rather than by concrete time units. This gives
us a very flexible way to specify interaction of systems with different clocks.
3 Timed-pNets
In this section, we define Timed-pNets, which are an extension of pNets (pa-
rameterized networks of synchronized automata), a very expressive and flexible
semantic model developped by the Oasis team at INRIA for the modeling and
verification of (untimed) distributed systems [2].
Definition 1 (Timed-Actions). Let T be a set of discrete time variables tak-
en from non-negative natural numbers N. BT is the set of boolean expressions
(guards) over time variables and LA,T is an action set built over T , in which
each action has a free time variable t ∈ T . We call at|B ∈ LA,T , with B ∈ BT a
timed action, in which t describes a time delay before the action can be executed.
We set a0 = a that means the action a is always ready. As an example, at|1≤t≤3
means the action a cannot be executed until t units times are passed.
Logical Clocks of timed-Actions Logical clocks [8] represent a relaxed form
of time where any events can be taken as a reference for counting. It can be used
for specifying classical and multiform real-time requirements as well as formally
specifying constraints on the behavior of a model.
Definition 2 (Logic Clocks). A clock Ca consists of an infinite set of discrete
ticks of timed-action at. We write Ca = {(at) 1, (at) 2, ..., (at) k, ...}(k ∈ N, at ∈
LA,T ), in which (at) k denotes the kth instance of clock Ca.
Clock Constraints Clock constraints are predicates built from binary relations
between clock expressions. We take the syntax and semantics of clock relations
from [8], which is a language to express multi-clock time specifications by defin-
ing clock relations of time models for real-time systems. The clock relations
include: ⊆ (subclock), ] (exclusion), = (coincidence), ≺ (strict precedence),(
precedence) and defined as:
– a1 ⊆ a2 (a1 is a subclock of a2), which means each instance of a1 must be
coincident with an instant of a2.
– a1]a2 (a1 excludes a2), which means none of their instances coincide.
– a1 = a2 (a1 coincides with a2), which means the action a1 ticks if and only
if the action a2 ticks.
– a1 ≺ a2 (a1 strictly precedes a2), which means for every instant k (k ∈ N),
the kth instant of a1 strictly precedes the k
th instant of a2.
– a1  a2 (a1 precedes a2), which similar to the previous one. The only differ-
ent is the action a1 can tick as late as when a2 ticks.
– New relations or expressions can be define by combining these basic relations
with arithmetic and boolean. For example: a1 − a2 ≺ a3
The next definition extends the classical pNets definition from [2] with timed-
actions and clock constraints. From pNets, we retain the hierarchical structure
that is essential in structuring our heterogeous systems, but also the parame-
terization of subnets: holes in a pNet can be instanciated by a variable number
of subnets (as e.g. a number of cars in the forthcoming case-study). Then syn-
chronisation vectors allow very flexible and expressive multi-way synchronisation
mechanisms, that naturally we extend here with clock constraints.
Definition 3 (Timed-pNets). A Timed-pNet is a tuple < P,AG, RG, J, C, O˜J , R˜J ,
−→
V >,
where:
– P = {pi/pi ∈ Domi} is a finite set of parameters
– AG ⊆ LA,T is a set of global actions
– C is a set of clocks for all actions
– RG is a set of relations between actions taken from each subnet
– J is a countable set of argument indexes: each index j ∈ J is called a hole
and is associated with a sort Oj ⊆ LA,T and a set of clock constraints R˜J
–
−→
V = {−→v } is a set of synchronous vectors of the form:
* (binary communication) −→v =< ..., !at1[ki1], ..., ?at2[ki2], ... >→ (a
tg
g ), in which
a
tg
g ∈ AG, ki1 ∈ Dom1, ki2 ∈ Dom2, !at1 ∈ Oi1, ?at2 ∈ Oi2, tg = max{t1, t2}
* or (visibility) −→v =< ..., at1[k1], ... >→ (atgg ), in which atgg ∈ AG, k1 ∈ Dom1, at1 ∈
Oi1, tg = t1
4 Case Study
In this part we illustrate our approach with a simple use case called speed con-
trolling system taken from [10]. Here cars’ speed are monitored by infrastructure
that collects information from cars and sends brake signal back to cars under
some global decision procedure. The communication protocol is described as
following:
– Cars send heartbeat signals ”I’m here” with parameters ”(location, speed)”.
– Infrastructure collects heartbeat signals from cars.
– Infrastructure sends ”brake” signal to the car if it is over the speed limitation.
– A car reduces its speed when it gets the ”brake” signal.
Fig. 1 presents its architecture in which cars and infrastructures are distribut-
ed nodes. A cars consists of three sub components: a sensor, a controller and a
brake system. The car sensor is used to detect its current location and speed
and to receive control signals received from the infrastructure. The Car con-
troller gets signals from the sensor and then call the relevant systems to execute
brake operations. The local communications between the sub components of cars
are synchronized, which means that the sending event and receiving event coin-
cide. These sub components’ LTS are shown in Fig. 1. The car sensor is modeled
by two LTSs: one defining the periodical sending of heartbeat signals to report
its location and speed, the other describing its reactions to control signals.
Now, we describe how to use timed-pNets to model the communication be-
havior and how to build clock relations in and between components. By lack of
space we only explain the top-level synchronisation elements, and the behaviour
of the car’s subprocesses.
Fig. 1. Timed-pNets architecture with details of the car’s subprocesses
4.1 Formalisation of timed-pNets Architecture
The building of timed-pNets is hierarchical. For our exemple, we generate sep-
arately a pNet structure for the toplevel assembly, and for each of the Car and
Infrastructure components. The top-level pNet has 2 holes, the first one receiv-
ing an arbitrary number of Cars, the second one a single Infrastructure. Within
each “second layer” pNet local communications will be synchronous, while at
toplevel communications are asynchronous. This shows in the following pNet,
where clock relations on the ”hb” and “ctrl” links are defined as precedence.
< P = {k : N}, AG, RG, J, C˜J , O˜J , R˜J ,−→V >
AG = {CI hbth(k, loc, speed), CI ctrltct(k, brake)}
J = {car[k], infrastructure}
OCar = {!c hbthb c(loc, speed), ?c ctrltct c(brake), !call(brake), Ts, ...}
OInfrastructure = {?I hbthb I (k, loc, speed), !I ctrltct I (k, brake), ...}
RG = {!c hbthb c [k](loc, speed) ≺?I hbthb I [k](loc, speed);
............!I ctrltct I (k, brake) ≺?c ctrltct c [k](brake);}−→
V :< Ocar[k], Oinfrastrcuture >→ ACar infrastrcuture
... =<!c hbthb c [k](loc, speed), ?I hbthb I [k](loc, speed) >→ CI hbth(k, loc, speed);
...... <?c ctrltct c [k](brake), !I ctrltct I (k, brake) >→ CI ctrltct(k, brake).}
An interesting point is that the Infrastructure receives independent heart-
beats for the Cars, that are subsequently interleaved within the Infrastructure
structure. This is expressed by a clock relation on the link between Infrastruc-
ture sensors and control: ?I hbthb I [k](loc, speed) ⊆!hbtII (k, loc, speed), telling the
each Car heartbeat clock transmitted by the Sensor is a subset of the (single)
heartbeat clock received by the Control.
Finally, we give an example of the set of Clock constraints that we generate
from a pLTS, here for the Car Sensor sub component:
RCarSensor = {hb(loc, speed) , idealClockdiscretizedByrate (1);
........................(τ]!ctrl(brake)) (2);
........................?c ctrl(result) ≺ (τ∧!ctrl(brake)) (3);
........................!ctrl(brake) ≺?T s (4);
........................(?T s[i] ∨ τ [i]) ≺?c ctrl(result)[i+ 1] (5);}
where (1) describes that the heartbeat signal is sent periodically; (2) indi-
cates that events τ and !ctrl(brake), from different paths of the same LTS, are
exclusive; (3) denotes that the event ?c ctrl(result) always precedes the event τ
and !ctrl(brake); (4) tells us that event !ctrl(brake) precedes the event ?T s; (5)
explains that the events in the ith cycle precedes those in the (i+ 1)th cycle.
5 Simulation
We use TimeSquare [6] to simulate the clock relations and check its logic correc-
tion. The input of TimeSquare is a CCSL file including clock relations, bound
requirements and properties. The tool proceeds with a symbolic simulation, and
generates a trace model (one partial order satisfying the specification). Output
files (text and graph) are generated to display the traces and eventually show
the property violations.
In our use-case the clock relations generated from the pNets model. Then we
representing the communication and computation delays by fixing delay bound
in timed-action guards. We set heartbeat interval hi = hb (i+ 1) − hb i. The
minimum and maximum communication delay between car and infrastructure
is set as (1/5)hi and (3/5)hi. For the computation delay, we assume that it
takes at most (2/5)hi for each action transition so that for instance we can
set (?c ctrl(result)−?T s)  (2/5)hi. For deadline, assuming each heartbeat
signal should be processed before sending next heartbeat, then for each action
a i, we set deadline = hb (i+ 1). All these boundaries are merged into the
TimeSquare CCSL input file. We expressed a “boundary liveness property” for
this simulation to see if the system satisfies the real-time property under the
hypothesis of boundaries. (?T s (i) ≺ hb (i+ 1)) ∧ (τ i ≺ hb (i+ 1)) denotes
each heartbeat signal finally will be processed before deadline.
After simulation, we got the result as Fig.2, which shows that the real-time
property is not satisfied since the clock !ctrl(brake) is over the deadline. The
boundary condition we set in previous part was too large. After we modify the
maximum computation boundary, the simulation shows no more violations.
6 Conclusion
In this paper, we have added time constraints to the pNets behavior seman-
tic model. In timed-pNets, logical time relations in lower-level (synchronous)
components are derived from the corresponding label transition systems. Then
Fig. 2. property checking
communication delays, processing delays and required global properties are de-
fined by the user. We illustrate our approach on a simple use case from Intelligent
Transport Systems, show how our Timed-pNets models are constructed, and how
timed properties are validated through simulations in the TimeSquare tool.
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